Home
last modified time | relevance | path

Searched refs:SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h9171 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT 0x00000018 macro
H A Dgfx_7_2_sh_mask.h11874 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT 0x18 macro
H A Dgfx_8_0_sh_mask.h13720 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT 0x18 macro
H A Dgfx_8_1_sh_mask.h14118 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT 0x18 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21524 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT … macro
H A Dgc_9_1_sh_mask.h22960 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h22927 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT … macro