Home
last modified time | relevance | path

Searched refs:SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2175 #define SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT macro
H A Dgc_9_1_sh_mask.h2124 #define SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT macro
H A Dgc_9_2_1_sh_mask.h2147 #define SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT macro