Home
last modified time | relevance | path

Searched refs:SQ_VOP_SDWA__SRC0_SEXT__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h14908 #define SQ_VOP_SDWA__SRC0_SEXT__SHIFT 0x13 macro
H A Dgfx_8_1_sh_mask.h15306 #define SQ_VOP_SDWA__SRC0_SEXT__SHIFT 0x13 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2972 #define SQ_VOP_SDWA__SRC0_SEXT__SHIFT … macro
H A Dgc_9_1_sh_mask.h2921 #define SQ_VOP_SDWA__SRC0_SEXT__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h2879 #define SQ_VOP_SDWA__SRC0_SEXT__SHIFT … macro