Home
last modified time | relevance | path

Searched refs:SQ_WAVE_HW_ID__ME_ID__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h9875 #define SQ_WAVE_HW_ID__ME_ID__SHIFT 0x0000001e macro
H A Dgfx_7_2_sh_mask.h12572 #define SQ_WAVE_HW_ID__ME_ID__SHIFT 0x1e macro
H A Dgfx_8_0_sh_mask.h14454 #define SQ_WAVE_HW_ID__ME_ID__SHIFT 0x1e macro
H A Dgfx_8_1_sh_mask.h14852 #define SQ_WAVE_HW_ID__ME_ID__SHIFT 0x1e macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h28330 #define SQ_WAVE_HW_ID__ME_ID__SHIFT macro
H A Dgc_9_1_sh_mask.h29670 #define SQ_WAVE_HW_ID__ME_ID__SHIFT macro
H A Dgc_9_2_1_sh_mask.h29998 #define SQ_WAVE_HW_ID__ME_ID__SHIFT macro