Home
last modified time | relevance | path

Searched refs:SQ_WAVE_HW_ID__STATE_ID_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h9886 #define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000L macro
H A Dgfx_7_2_sh_mask.h12569 #define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000 macro
H A Dgfx_8_0_sh_mask.h14451 #define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000 macro
H A Dgfx_8_1_sh_mask.h14849 #define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h28340 #define SQ_WAVE_HW_ID__STATE_ID_MASK … macro
H A Dgc_9_1_sh_mask.h29680 #define SQ_WAVE_HW_ID__STATE_ID_MASK … macro
H A Dgc_9_2_1_sh_mask.h30008 #define SQ_WAVE_HW_ID__STATE_ID_MASK … macro