Home
last modified time | relevance | path

Searched refs:SQ_WAVE_STATUS__VALID_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10002 #define SQ_WAVE_STATUS__VALID_MASK 0x00010000L macro
H A Dgfx_7_2_sh_mask.h12507 #define SQ_WAVE_STATUS__VALID_MASK 0x10000 macro
H A Dgfx_8_0_sh_mask.h14387 #define SQ_WAVE_STATUS__VALID_MASK 0x10000 macro
H A Dgfx_8_1_sh_mask.h14785 #define SQ_WAVE_STATUS__VALID_MASK 0x10000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h28295 #define SQ_WAVE_STATUS__VALID_MASK … macro
H A Dgc_9_1_sh_mask.h29637 #define SQ_WAVE_STATUS__VALID_MASK … macro
H A Dgc_9_2_1_sh_mask.h29963 #define SQ_WAVE_STATUS__VALID_MASK … macro