Home
last modified time | relevance | path

Searched refs:TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10591 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0x0000000a macro
H A Dgfx_7_2_sh_mask.h13776 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa macro
H A Dgfx_8_0_sh_mask.h15698 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa macro
H A Dgfx_8_1_sh_mask.h16268 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h22028 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT … macro
H A Dgc_9_1_sh_mask.h23464 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h23459 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT … macro