Home
last modified time | relevance | path

Searched refs:TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10711 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h13716 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h15638 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h16208 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21982 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT … macro
H A Dgc_9_1_sh_mask.h23418 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h23413 #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT … macro