Home
last modified time | relevance | path

Searched refs:TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h14308 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT 0x1f macro
H A Dgfx_8_0_sh_mask.h16208 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT 0x1f macro
H A Dgfx_8_1_sh_mask.h16788 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT 0x1f macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h8754 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT macro
H A Dgc_9_1_sh_mask.h10380 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT macro
H A Dgc_9_2_1_sh_mask.h10210 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT macro