Home
last modified time | relevance | path

Searched refs:TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h14310 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h16210 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h16790 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h8788 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT … macro
H A Dgc_9_1_sh_mask.h10414 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h10244 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT … macro