Home
last modified time | relevance | path

Searched refs:TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h14372 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT 0x1e macro
H A Dgfx_8_0_sh_mask.h16272 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT 0x1e macro
H A Dgfx_8_1_sh_mask.h16852 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT 0x1e macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h8836 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT macro
H A Dgc_9_1_sh_mask.h10462 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT macro
H A Dgc_9_2_1_sh_mask.h10292 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT macro