Home
last modified time | relevance | path

Searched refs:TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10909 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT 0x0000000b macro
H A Dgfx_7_2_sh_mask.h13876 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT 0xb macro
H A Dgfx_8_0_sh_mask.h15744 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT 0xb macro
H A Dgfx_8_1_sh_mask.h16314 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT 0xb macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h4456 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT macro
H A Dgc_9_1_sh_mask.h4029 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT macro
H A Dgc_9_2_1_sh_mask.h3935 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT macro