Home
last modified time | relevance | path

Searched refs:TTM_PL_MASK_CACHING (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/include/drm/ttm/
H A Dttm_placement.h70 #define TTM_PL_MASK_CACHING (TTM_PL_FLAG_CACHED | \ macro
74 #define TTM_PL_MASK_MEMTYPE (TTM_PL_MASK_MEM | TTM_PL_MASK_CACHING)
/dragonfly/sys/dev/drm/radeon/
H A Dradeon_ttm.c138 man->available_caching = TTM_PL_MASK_CACHING; in radeon_init_mem_type()
144 man->available_caching = TTM_PL_MASK_CACHING; in radeon_init_mem_type()
184 .flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM in radeon_evict_flags()
333 placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT; in radeon_move_vram_ram()
380 placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT; in radeon_move_ram_vram()
H A Dradeon_object.c159 rbo->placements[c++].flags = TTM_PL_MASK_CACHING | in radeon_ttm_placement_from_domain()
/dragonfly/sys/dev/drm/ttm/
H A Dttm_bo.c245 ((mem->placement & bo->mem.placement & TTM_PL_MASK_CACHING) == 0)) { in ttm_bo_handle_move_mem()
851 uint32_t caching = proposed_placement & TTM_PL_MASK_CACHING; in ttm_bo_select_caching()
852 uint32_t result = proposed_placement & ~TTM_PL_MASK_CACHING; in ttm_bo_select_caching()
1056 if ((*new_flags & mem->placement & TTM_PL_MASK_CACHING) && in ttm_bo_places_compat()
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_ttm.c188 man->available_caching = TTM_PL_MASK_CACHING; in amdgpu_init_mem_type()
195 man->available_caching = TTM_PL_MASK_CACHING; in amdgpu_init_mem_type()
241 .flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM in amdgpu_evict_flags()
570 placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT; in amdgpu_move_vram_ram()
628 placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT; in amdgpu_move_ram_vram()
H A Damdgpu_object.c220 places[c].flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM; in amdgpu_bo_placement_from_domain()