Home
last modified time | relevance | path

Searched refs:UVD_GPCOM_VCPU_DATA0 (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Duvd_v2_2.c47 radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0)); in uvd_v2_2_fence_emit()
54 radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0)); in uvd_v2_2_fence_emit()
H A Duvd_v1_0.c87 radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0)); in uvd_v1_0_fence_emit()
94 radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0)); in uvd_v1_0_fence_emit()
H A Dradeon_uvd.c659 case UVD_GPCOM_VCPU_DATA0: in radeon_uvd_cs_reg()
751 ib.ptr[0] = PACKET0(UVD_GPCOM_VCPU_DATA0, 0); in radeon_uvd_send_msg()
H A Drv770d.h997 #define UVD_GPCOM_VCPU_DATA0 0xef10 macro
H A Dr600d.h1490 #define UVD_GPCOM_VCPU_DATA0 0xef10 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_uvd.c77 #define UVD_GPCOM_VCPU_DATA0 0x03c4 macro
1054 data[0] = PACKET0(offset[offset_idx] + UVD_GPCOM_VCPU_DATA0, 0); in amdgpu_uvd_send_msg()