Home
last modified time | relevance | path

Searched refs:VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h11068 #define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x007fe000L macro
H A Dgfx_7_2_sh_mask.h17097 #define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x7fe000 macro
H A Dgfx_8_0_sh_mask.h19407 #define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x7fe000 macro
H A Dgfx_8_1_sh_mask.h20009 #define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x7fe000 macro