Home
last modified time | relevance | path

Searched refs:VGT_DEBUG_REG21__eopg_p0_q__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h11505 #define VGT_DEBUG_REG21__eopg_p0_q__SHIFT 0x0000001e macro
H A Dgfx_7_2_sh_mask.h17516 #define VGT_DEBUG_REG21__eopg_p0_q__SHIFT 0x1e macro
H A Dgfx_8_0_sh_mask.h19826 #define VGT_DEBUG_REG21__eopg_p0_q__SHIFT 0x1e macro
H A Dgfx_8_1_sh_mask.h20428 #define VGT_DEBUG_REG21__eopg_p0_q__SHIFT 0x1e macro