Home
last modified time | relevance | path

Searched refs:VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h12059 #define VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT 0x0000000f macro
H A Dgfx_7_2_sh_mask.h17936 #define VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT 0xf macro
H A Dgfx_8_0_sh_mask.h20194 #define VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT 0xf macro
H A Dgfx_8_1_sh_mask.h20796 #define VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT 0xf macro