Home
last modified time | relevance | path

Searched refs:VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h12653 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0x0000000a macro
H A Dgfx_7_2_sh_mask.h18156 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa macro
H A Dgfx_8_0_sh_mask.h20374 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa macro
H A Dgfx_8_1_sh_mask.h20976 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21330 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT macro
H A Dgc_9_1_sh_mask.h22766 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT macro
H A Dgc_9_2_1_sh_mask.h22705 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT macro