Home
last modified time | relevance | path

Searched refs:WD_DEBUG_REG5__p1_WD_IA1_dma_send_d__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h16284 #define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d__SHIFT 0x12 macro
H A Dgfx_8_0_sh_mask.h18426 #define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d__SHIFT 0x12 macro
H A Dgfx_8_1_sh_mask.h19016 #define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d__SHIFT 0x12 macro