Home
last modified time | relevance | path

Searched refs:data1 (Results 1 – 25 of 49) sorted by relevance

12

/dragonfly/contrib/gcc-4.7/gcc/config/i386/
H A Dlwpintrin.h49 __lwpval32 (unsigned int data2, unsigned int data1, unsigned int flags) in __lwpval32() argument
51 __builtin_ia32_lwpval32 (data2, data1, flags); in __lwpval32()
56 __lwpval64 (unsigned long long data2, unsigned int data1, unsigned int flags) in __lwpval64() argument
58 __builtin_ia32_lwpval64 (data2, data1, flags); in __lwpval64()
75 __lwpins32 (unsigned int data2, unsigned int data1, unsigned int flags) in __lwpins32() argument
77 return __builtin_ia32_lwpins32 (data2, data1, flags); in __lwpins32()
82 __lwpins64 (unsigned long long data2, unsigned int data1, unsigned int flags) in __lwpins64() argument
84 return __builtin_ia32_lwpins64 (data2, data1, flags); in __lwpins64()
/dragonfly/sys/libprop/
H A Dprop_stack.c43 _prop_stack_push(prop_stack_t stack, prop_object_t obj, void *data1, in _prop_stack_push() argument
56 eelem->object_data[0] = data1; in _prop_stack_push()
70 ielem->object_data[0] = data1; in _prop_stack_push()
80 _prop_stack_pop(prop_stack_t stack, prop_object_t *obj, void **data1, in _prop_stack_pop() argument
95 if (data1) in _prop_stack_pop()
96 *data1 = eelem->object_data[0]; in _prop_stack_pop()
110 if (data1) in _prop_stack_pop()
111 *data1 = ielem->object_data[0]; in _prop_stack_pop()
/dragonfly/sys/sys/
H A Dvnioctl.h84 } data1; member
90 #define vnu_dev data1.dev
91 #define vnu_size data1.size
/dragonfly/stand/boot/efi/loader/arch/x86_64/
H A Dframebuffer.c115 uint8_t *data1, *data2; in efifb_uga_find_pixel() local
132 data1 = calloc(maxcount, 2); in efifb_uga_find_pixel()
133 if (data1 == NULL) { in efifb_uga_find_pixel()
137 data2 = data1 + maxcount; in efifb_uga_find_pixel()
145 data1); in efifb_uga_find_pixel()
170 if (data1[idx] != data2[idx]) { in efifb_uga_find_pixel()
171 free(data1); in efifb_uga_find_pixel()
182 free(data1); in efifb_uga_find_pixel()
H A Dldscript.x86_6431 *(.data1)
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Duvd_v5_0.c613 uint32_t data1, data3, suvd_flags; in uvd_v5_0_enable_clock_gating() local
615 data1 = RREG32(mmUVD_SUVD_CGC_GATE); in uvd_v5_0_enable_clock_gating()
647 data1 |= suvd_flags; in uvd_v5_0_enable_clock_gating()
650 data1 = 0; in uvd_v5_0_enable_clock_gating()
653 WREG32(mmUVD_SUVD_CGC_GATE, data1); in uvd_v5_0_enable_clock_gating()
707 uint32_t data, data1, cgc_flags, suvd_flags;
710 data1 = RREG32(mmUVD_SUVD_CGC_GATE);
738 data1 |= suvd_flags;
741 WREG32(mmUVD_SUVD_CGC_GATE, data1);
H A Damdgpu_vf_error.c54 u32 data1, data2, data3; in amdgpu_vf_error_trans_all() local
77 data1 = AMDGIM_ERROR_CODE_FLAGS_TO_MAILBOX(adev->virt.vf_errors.code[index], in amdgpu_vf_error_trans_all()
82 adev->virt.ops->trans_msg(adev, IDH_LOG_VF_ERROR, data1, data2, data3); in amdgpu_vf_error_trans_all()
H A Dmmhub_v1_0.c620 uint32_t def, data, def1, data1, def2 = 0, data2 = 0; in mmhub_v1_0_update_medium_grain_clock_gating() local
625 def1 = data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2); in mmhub_v1_0_update_medium_grain_clock_gating()
628 def1 = data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_RV); in mmhub_v1_0_update_medium_grain_clock_gating()
633 data1 &= ~(DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK | in mmhub_v1_0_update_medium_grain_clock_gating()
650 data1 |= (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK | in mmhub_v1_0_update_medium_grain_clock_gating()
669 if (def1 != data1) { in mmhub_v1_0_update_medium_grain_clock_gating()
671 WREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2, data1); in mmhub_v1_0_update_medium_grain_clock_gating()
673 WREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_RV, data1); in mmhub_v1_0_update_medium_grain_clock_gating()
H A Duvd_v6_0.c632 u32 data, data1;
635 data1 = RREG32(mmUVD_SUVD_CGC_GATE);
655 data1 |= UVD_SUVD_CGC_GATE__SRE_MASK |
703 WREG32(mmUVD_SUVD_CGC_GATE, data1);
1265 uint32_t data1, data3; in uvd_v6_0_enable_clock_gating() local
1267 data1 = RREG32(mmUVD_SUVD_CGC_GATE); in uvd_v6_0_enable_clock_gating()
1270 data1 |= UVD_SUVD_CGC_GATE__SRE_MASK | in uvd_v6_0_enable_clock_gating()
1314 WREG32(mmUVD_SUVD_CGC_GATE, data1); in uvd_v6_0_enable_clock_gating()
1372 data1 = RREG32(mmUVD_SUVD_CGC_GATE);
1402 data1 |= suvd_flags;
[all …]
H A Duvd_v7_0.c1376 uint32_t data0, data1, mask; in uvd_v7_0_ring_emit_vm_flush() local
1382 data1 = lower_32_bits(pd_addr); in uvd_v7_0_ring_emit_vm_flush()
1384 uvd_v7_0_ring_emit_reg_wait(ring, data0, data1, mask); in uvd_v7_0_ring_emit_vm_flush()
1585 uint32_t data, data1, data2, suvd_flags;
1588 data1 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE);
1631 data1 |= suvd_flags;
1635 WREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE, data1);
1641 uint32_t data, data1, cgc_flags, suvd_flags;
1644 data1 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE);
1674 data1 |= suvd_flags;
[all …]
H A Dmxgpu_ai.c117 enum idh_request req, u32 data1, u32 data2, u32 data3) { in xgpu_ai_mailbox_trans_msg() argument
144 data1); in xgpu_ai_mailbox_trans_msg()
H A Dvcn_v1_0.c1039 uint32_t data0, data1, mask; in vcn_v1_0_dec_ring_emit_vm_flush() local
1045 data1 = lower_32_bits(pd_addr); in vcn_v1_0_dec_ring_emit_vm_flush()
1047 vcn_v1_0_dec_ring_emit_reg_wait(ring, data0, data1, mask); in vcn_v1_0_dec_ring_emit_vm_flush()
1434 uint32_t data0, data1, mask; in vcn_v1_0_jpeg_ring_emit_vm_flush() local
1440 data1 = lower_32_bits(pd_addr); in vcn_v1_0_jpeg_ring_emit_vm_flush()
1442 vcn_v1_0_jpeg_ring_emit_reg_wait(ring, data0, data1, mask); in vcn_v1_0_jpeg_ring_emit_vm_flush()
/dragonfly/contrib/wpa_supplicant/src/eap_common/
H A Deap_pax_common.c88 const u8 *data1, size_t data1_len, in eap_pax_mac() argument
102 addr[0] = data1; in eap_pax_mac()
109 count = (data1 ? 1 : 0) + (data2 ? 1 : 0) + (data3 ? 1 : 0); in eap_pax_mac()
H A Deap_pax_common.h85 const u8 *data1, size_t data1_len,
/dragonfly/crypto/openssh/
H A Dhmac.c172 u_char *data1 = "Hi There"; in main() local
191 hmac_test(key1, sizeof(key1), data1, strlen(data1), dig1, sizeof(dig1)); in main()
/dragonfly/sys/dev/drm/radeon/
H A Dradeon_uvd.c573 int data0, int data1, in radeon_uvd_cs_reloc() argument
584 idx = radeon_get_ib_value(p, data1); in radeon_uvd_cs_reloc()
597 p->ib.ptr[data1] = start >> 32; in radeon_uvd_cs_reloc()
650 int *data0, int *data1, in radeon_uvd_cs_reg() argument
663 *data1 = p->idx; in radeon_uvd_cs_reg()
666 r = radeon_uvd_cs_reloc(p, *data0, *data1, in radeon_uvd_cs_reg()
687 int r, data0 = 0, data1 = 0; in radeon_uvd_cs_parse() local
718 r = radeon_uvd_cs_reg(p, &pkt, &data0, &data1, in radeon_uvd_cs_parse()
/dragonfly/contrib/diffutils/lib/
H A Dexclude.c230 string_compare (void const *data1, void const *data2) in string_compare() argument
232 char const *p1 = data1; in string_compare()
239 string_compare_ci (void const *data1, void const *data2) in string_compare_ci() argument
241 char const *p1 = data1; in string_compare_ci()
/dragonfly/contrib/grep/lib/
H A Dexclude.c230 string_compare (void const *data1, void const *data2) in string_compare() argument
232 char const *p1 = data1; in string_compare()
239 string_compare_ci (void const *data1, void const *data2) in string_compare_ci() argument
241 char const *p1 = data1; in string_compare_ci()
/dragonfly/sys/dev/disk/sili/
H A Dsili_pm.c165 u_int32_t data1; in sili_pm_identify() local
207 if (sili_pm_read(ap, 15, SATA_PMREG_FEA, &data1)) { in sili_pm_identify()
212 PORTNAME(ap), SATA_PFMT_PM_FEA, data1); in sili_pm_identify()
226 (data1 & SATA_PMFEA_ASYNCNOTIFY)) { in sili_pm_identify()
/dragonfly/contrib/tcpdump/
H A Dprint-smb.c328 const u_char *words, const u_char *data1, const u_char *buf, const u_char *maxbuf) in print_trans() argument
362 bcc = GET_LE_U_2(data1); in print_trans()
365 smb_fdata(ndo, data1 + 2, f2, maxbuf - (paramlen + datalen), unicodestr); in print_trans()
368 ND_TCHECK_LEN(data1 + 2, strlen(MAILSLOT_BROWSE_STR) + 1); in print_trans()
369 if (strcmp((const char *)(data1 + 2), MAILSLOT_BROWSE_STR) == 0) { in print_trans()
376 ND_TCHECK_LEN(data1 + 2, strlen(PIPE_LANMAN_STR) + 1); in print_trans()
377 if (strcmp((const char *)(data1 + 2), PIPE_LANMAN_STR) == 0) { in print_trans()
/dragonfly/contrib/file/src/
H A Dfuncs.c792 uint32_t data1; member
805 &g->data1, &g->data2, &g->data3, &g->data4[0], &g->data4[1], in file_parse_guid()
813 &g->data1, &g->data2, &g->data3, &data16[0], &data16[1], in file_parse_guid()
832 g->data1, g->data2, g->data3, g->data4[0], g->data4[1], in file_print_guid()
838 g->data1, g->data2, g->data3, g->data4[0], g->data4[1], in file_print_guid()
/dragonfly/sys/dev/disk/ahci/
H A Dahci_pm.c434 u_int32_t data1; in ahci_pm_identify() local
480 if (ahci_pm_read(ap, 15, SATA_PMREG_FEA, &data1)) { in ahci_pm_identify()
485 PORTNAME(ap), SATA_PFMT_PM_FEA, data1); in ahci_pm_identify()
499 (data1 & SATA_PMFEA_ASYNCNOTIFY)) { in ahci_pm_identify()
/dragonfly/usr.bin/systat/
H A Dpftop.c194 static int statebwcmp(const void *data1, const void *data2);
401 statebwcmp(const void *data1, const void *data2) in statebwcmp() argument
403 const struct mypfstate *elm1 = *__DECONST(struct mypfstate **, data1); in statebwcmp()
/dragonfly/sys/dev/netif/mxge/
H A Dif_mxge.c452 cmd.data1 = MXGE_HIGHPART_TO_U32(dmatest_bus); in mxge_dma_test()
462 cmd.data1 = MXGE_HIGHPART_TO_U32(dmatest_bus); in mxge_dma_test()
472 cmd.data1 = MXGE_HIGHPART_TO_U32(dmatest_bus); in mxge_dma_test()
798 buf->data1 = htobe32(data->data1); in mxge_send_cmd()
995 cmd.data1 = (addr[4] << 8) | (addr[5]); in mxge_update_mac_address()
1083 &cmd.data1, 2); in mxge_set_multicast_list()
1085 cmd.data1 = htonl(cmd.data1); in mxge_set_multicast_list()
1199 cmd.data1 = in mxge_reset()
2557 cmd.data1 = byte; in mxge_media_probe()
3400 cmd.data1 = MXGEFW_RSS_HASH_TYPE_IPV4 | in mxge_open()
[all …]
/dragonfly/stand/boot/pc32/loader/
H A Dloader.ldscript145 .data1 : { *(.data1) }

12