Home
last modified time | relevance | path

Searched refs:fb_swap (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Datombios_crtc.c1208 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16); in dce4_crtc_do_set_base()
1216 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16); in dce4_crtc_do_set_base()
1224 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16); in dce4_crtc_do_set_base()
1231 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16); in dce4_crtc_do_set_base()
1239 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32); in dce4_crtc_do_set_base()
1472 u32 fb_swap = R600_D1GRPH_SWAP_ENDIAN_NONE; in avivo_crtc_do_set_base() local
1526 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT; in avivo_crtc_do_set_base()
1534 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT; in avivo_crtc_do_set_base()
1542 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT; in avivo_crtc_do_set_base()
1551 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT; in avivo_crtc_do_set_base()
[all …]
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Ddce_v10_0.c1833 u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE); in dce_v10_0_crtc_do_set_base() local
1884 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1893 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1902 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1910 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1919 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1928 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1939 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v10_0_crtc_do_set_base()
1998 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap); in dce_v10_0_crtc_do_set_base()
H A Ddce_v11_0.c1875 u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE); in dce_v11_0_crtc_do_set_base() local
1926 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
1935 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
1944 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
1952 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
1961 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
1970 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
1981 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, in dce_v11_0_crtc_do_set_base()
2040 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap); in dce_v11_0_crtc_do_set_base()