Home
last modified time | relevance | path

Searched refs:min_mem_set_clock (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/
H A Ddm_pp_interface.h82 uint32_t min_mem_set_clock; member
/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dvega12_hwmgr.c1402 min_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in vega12_notify_smc_display_config_after_ps_adjustment()
1963 if (dpm_table->dpm_state.hard_min_level < (hwmgr->display_config->min_mem_set_clock / 100)) in vega12_apply_clocks_adjust_rules()
1964 dpm_table->dpm_state.hard_min_level = hwmgr->display_config->min_mem_set_clock / 100; in vega12_apply_clocks_adjust_rules()
1971 if (dpm_table->dpm_levels[i].value >= (hwmgr->display_config->min_mem_set_clock / 100)) { in vega12_apply_clocks_adjust_rules()
H A Dsmu8_hwmgr.c1049 clocks.memoryClock = hwmgr->display_config->min_mem_set_clock != 0 ? in smu8_apply_state_adjust_rules()
1050 hwmgr->display_config->min_mem_set_clock : in smu8_apply_state_adjust_rules()
H A Dvega10_hwmgr.c3149 minimum_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in vega10_apply_state_adjust_rules()
3825 min_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in vega10_notify_smc_display_config_after_ps_adjustment()
H A Dsmu7_hwmgr.c2926 minimum_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in smu7_apply_state_adjust_rules()
/dragonfly/sys/dev/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_pp_smu.c71 adev->pm.pm_display_cfg.min_mem_set_clock = in dm_pp_apply_display_requirements()