Home
last modified time | relevance | path

Searched refs:mmCGTS_CU0_TD_TCP_CTRL_REG (Results 1 – 9 of 9) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dmxgpu_vi.c175 mmCGTS_CU0_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,
H A Dgfx_v8_0.c262 mmCGTS_CU0_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,
536 mmCGTS_CU0_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,
632 mmCGTS_CU0_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,
/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1489 #define mmCGTS_CU0_TD_TCP_CTRL_REG 0xf00c macro
H A Dgfx_7_2_d.h1510 #define mmCGTS_CU0_TD_TCP_CTRL_REG 0xf00c macro
H A Dgfx_8_0_d.h1703 #define mmCGTS_CU0_TD_TCP_CTRL_REG 0xf00c macro
H A Dgfx_8_1_d.h1671 #define mmCGTS_CU0_TD_TCP_CTRL_REG 0xf00c macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6259 #define mmCGTS_CU0_TD_TCP_CTRL_REG macro
H A Dgc_9_1_offset.h6538 #define mmCGTS_CU0_TD_TCP_CTRL_REG macro
H A Dgc_9_2_1_offset.h6550 #define mmCGTS_CU0_TD_TCP_CTRL_REG macro