Home
last modified time | relevance | path

Searched refs:mmCGTS_CU8_SP1_CTRL_REG (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1528 #define mmCGTS_CU8_SP1_CTRL_REG 0xf033 macro
H A Dgfx_7_2_d.h1549 #define mmCGTS_CU8_SP1_CTRL_REG 0xf033 macro
H A Dgfx_8_0_d.h1742 #define mmCGTS_CU8_SP1_CTRL_REG 0xf033 macro
H A Dgfx_8_1_d.h1710 #define mmCGTS_CU8_SP1_CTRL_REG 0xf033 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6337 #define mmCGTS_CU8_SP1_CTRL_REG … macro
H A Dgc_9_1_offset.h6616 #define mmCGTS_CU8_SP1_CTRL_REG … macro
H A Dgc_9_2_1_offset.h6628 #define mmCGTS_CU8_SP1_CTRL_REG … macro