Home
last modified time | relevance | path

Searched refs:mmCP_HQD_QUEUE_PRIORITY (Results 1 – 9 of 9) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h573 #define mmCP_HQD_QUEUE_PRIORITY 0x324b macro
H A Dgfx_7_2_d.h586 #define mmCP_HQD_QUEUE_PRIORITY 0x324b macro
H A Dgfx_8_0_d.h636 #define mmCP_HQD_QUEUE_PRIORITY 0x324b macro
H A Dgfx_8_1_d.h636 #define mmCP_HQD_QUEUE_PRIORITY 0x324b macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dgfx_v8_0.c4835 mqd->cp_hqd_queue_priority = RREG32(mmCP_HQD_QUEUE_PRIORITY); in gfx_v8_0_mqd_init()
6578 WREG32(mmCP_HQD_QUEUE_PRIORITY, queue_priority); in gfx_v8_0_hqd_set_priority()
H A Dgfx_v9_0.c4117 WREG32_SOC15(GC, 0, mmCP_HQD_QUEUE_PRIORITY, queue_priority); in gfx_v9_0_hqd_set_priority()
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2769 #define mmCP_HQD_QUEUE_PRIORITY macro
H A Dgc_9_1_offset.h3054 #define mmCP_HQD_QUEUE_PRIORITY macro
H A Dgc_9_2_1_offset.h3010 #define mmCP_HQD_QUEUE_PRIORITY macro