Home
last modified time | relevance | path

Searched refs:mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_d.h1901 #define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 0x48db macro
H A Ddce_11_0_d.h1785 #define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 0x48db macro
H A Ddce_11_2_d.h1869 #define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 0x48db macro
H A Ddce_12_0_offset.h12072 #define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h10689 #define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 macro