Home
last modified time | relevance | path

Searched refs:mmDIG5_HDMI_ACR_32_1_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h9810 #define mmDIG5_HDMI_ACR_32_1_BASE_IDX … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h11539 #define mmDIG5_HDMI_ACR_32_1_BASE_IDX … macro