Home
last modified time | relevance | path

Searched refs:mmGRBM_SOFT_RESET (Results 1 – 12 of 12) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dgfx_v9_0.c3357 tmp = RREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET); in gfx_v9_0_soft_reset()
3360 WREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET, tmp); in gfx_v9_0_soft_reset()
3361 tmp = RREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET); in gfx_v9_0_soft_reset()
3366 WREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET, tmp); in gfx_v9_0_soft_reset()
3367 tmp = RREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET); in gfx_v9_0_soft_reset()
H A Dgfx_v8_0.c5343 tmp = RREG32(mmGRBM_SOFT_RESET); in gfx_v8_0_soft_reset()
5346 WREG32(mmGRBM_SOFT_RESET, tmp); in gfx_v8_0_soft_reset()
5347 tmp = RREG32(mmGRBM_SOFT_RESET); in gfx_v8_0_soft_reset()
5352 WREG32(mmGRBM_SOFT_RESET, tmp); in gfx_v8_0_soft_reset()
5353 tmp = RREG32(mmGRBM_SOFT_RESET); in gfx_v8_0_soft_reset()
/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h776 #define mmGRBM_SOFT_RESET 0x2008 macro
H A Dgfx_7_0_d.h780 #define mmGRBM_SOFT_RESET 0x2008 macro
H A Dgfx_7_2_d.h793 #define mmGRBM_SOFT_RESET 0x2008 macro
H A Dgfx_8_0_d.h868 #define mmGRBM_SOFT_RESET 0x2008 macro
H A Dgfx_8_1_d.h867 #define mmGRBM_SOFT_RESET 0x2008 macro
/dragonfly/sys/dev/drm/amd/powerplay/smumgr/
H A Dfiji_smumgr.c216 cgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0xffffffff); in fiji_start_avfs_btc()
218 cgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0); in fiji_start_avfs_btc()
H A Dpolaris10_smumgr.c111 cgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0xffffffff); in polaris10_perform_btc()
112 cgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0); in polaris10_perform_btc()
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h42 #define mmGRBM_SOFT_RESET … macro
H A Dgc_9_1_offset.h42 #define mmGRBM_SOFT_RESET … macro
H A Dgc_9_2_1_offset.h42 #define mmGRBM_SOFT_RESET … macro