Home
last modified time | relevance | path

Searched refs:mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h1546 #define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h382 #define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK macro