Searched refs:mmRLC_GPM_UTCL1_CNTL_0 (Results 1 – 4 of 4) sorted by relevance
| /dragonfly/sys/dev/drm/amd/amdgpu/ |
| H A D | gfx_v9_0.c | 115 SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_0, 0x08000000, 0x08000080),
153 SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_0, 0x08000000, 0x08000080),
|
| /dragonfly/sys/dev/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 6157 #define mmRLC_GPM_UTCL1_CNTL_0 … macro
|
| H A D | gc_9_1_offset.h | 6436 #define mmRLC_GPM_UTCL1_CNTL_0 … macro
|
| H A D | gc_9_2_1_offset.h | 6412 #define mmRLC_GPM_UTCL1_CNTL_0 … macro
|