Home
last modified time | relevance | path

Searched refs:mmSDMA0_CLK_CTRL (Results 1 – 10 of 10) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dsdma_v3_0.c80 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
93 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
111 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
118 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
132 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
146 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
161 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
175 mmSDMA0_CLK_CTRL, 0xffffffff, 0x00000100,
1510 WREG32(mmSDMA0_CLK_CTRL + sdma_offsets[i], data); in sdma_v3_0_update_sdma_medium_grain_clock_gating()
1525 WREG32(mmSDMA0_CLK_CTRL + sdma_offsets[i], data); in sdma_v3_0_update_sdma_medium_grain_clock_gating()
[all …]
H A Dmxgpu_vi.c93 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
224 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
245 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
H A Dsdma_v4_0.c62 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xff000ff0, 0x3f000100),
107 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),
122 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),
1450 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL)); in sdma_v4_0_update_medium_grain_clock_gating()
1460 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL), data); in sdma_v4_0_update_medium_grain_clock_gating()
1477 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL)); in sdma_v4_0_update_medium_grain_clock_gating()
1488 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL), data); in sdma_v4_0_update_medium_grain_clock_gating()
1594 data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL)); in sdma_v4_0_get_clockgating_state()
H A Dsdma_v2_4.c66 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
73 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h66 #define mmSDMA0_CLK_CTRL … macro
H A Dsdma0_4_0_offset.h68 #define mmSDMA0_CLK_CTRL 0x001b macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h160 #define mmSDMA0_CLK_CTRL 0x3403 macro
H A Doss_3_0_1_d.h157 #define mmSDMA0_CLK_CTRL 0x3403 macro
H A Doss_2_0_d.h222 #define mmSDMA0_CLK_CTRL 0x3403 macro
H A Doss_3_0_d.h294 #define mmSDMA0_CLK_CTRL 0x3403 macro