Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC0_MIDCMD_DATA8_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h371 #define mmSDMA0_RLC0_MIDCMD_DATA8_BASE_IDX … macro
H A Dsdma0_4_0_offset.h459 #define mmSDMA0_RLC0_MIDCMD_DATA8_BASE_IDX 0 macro