Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC0_RB_RPTR_HI (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h298 #define mmSDMA0_RLC0_RB_RPTR_HI … macro
H A Dsdma0_4_0_offset.h386 #define mmSDMA0_RLC0_RB_RPTR_HI 0x0144 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v9.c569 WREG32(sdma_base_addr + mmSDMA0_RLC0_RB_RPTR_HI, in kgd_hqd_sdma_load()
756 RREG32(sdma_base_addr + mmSDMA0_RLC0_RB_RPTR_HI); in kgd_hqd_sdma_destroy()