Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC1_WATERMARK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h416 #define mmSDMA0_RLC1_WATERMARK macro
H A Dsdma0_4_0_offset.h504 #define mmSDMA0_RLC1_WATERMARK 0x01ca macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h264 #define mmSDMA0_RLC1_WATERMARK 0x35aa macro
H A Doss_3_0_1_d.h313 #define mmSDMA0_RLC1_WATERMARK 0x35aa macro
H A Doss_2_0_d.h313 #define mmSDMA0_RLC1_WATERMARK 0x35aa macro
H A Doss_3_0_d.h432 #define mmSDMA0_RLC1_WATERMARK 0x35aa macro