Home
last modified time | relevance | path

Searched refs:mmSDMA1_GFX_CONTEXT_CNTL (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h314 #define mmSDMA1_GFX_CONTEXT_CNTL 0x3693 macro
H A Doss_3_0_1_d.h404 #define mmSDMA1_GFX_CONTEXT_CNTL 0x3693 macro
H A Doss_2_0_d.h355 #define mmSDMA1_GFX_CONTEXT_CNTL 0x3693 macro
H A Doss_3_0_d.h508 #define mmSDMA1_GFX_CONTEXT_CNTL 0x3693 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_offset.h238 #define mmSDMA1_GFX_CONTEXT_CNTL 0x0093 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v8.c447 data = RREG32(mmSDMA1_GFX_CONTEXT_CNTL); in kgd_hqd_sdma_load()
450 WREG32(mmSDMA1_GFX_CONTEXT_CNTL, data); in kgd_hqd_sdma_load()
H A Damdgpu_amdkfd_gfx_v9.c542 SOC15_REG_OFFSET(SDMA1, 0, mmSDMA1_GFX_CONTEXT_CNTL) : in kgd_hqd_sdma_load()