Home
last modified time | relevance | path

Searched refs:mmTCI_CNTL_1_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h1715 #define mmTCI_CNTL_1_BASE_IDX … macro
H A Dgc_9_1_offset.h2029 #define mmTCI_CNTL_1_BASE_IDX … macro
H A Dgc_9_2_1_offset.h1969 #define mmTCI_CNTL_1_BASE_IDX … macro