Home
last modified time | relevance | path

Searched refs:mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h234 #define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dvcn_v1_0.c1368 PACKETJ(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH), 0, 0, PACKETJ_TYPE0)); in vcn_v1_0_jpeg_ring_emit_ib()