Home
last modified time | relevance | path

Searched refs:mmVCE_RB_BASE_LO3 (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/vce/
H A Dvce_3_0_d.h49 #define mmVCE_RB_BASE_LO3 0x80d4 macro
H A Dvce_4_0_offset.h96 #define mmVCE_RB_BASE_LO3 … macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dvce_v3_0.c298 WREG32(mmVCE_RB_BASE_LO3, ring->gpu_addr); in vce_v3_0_start()
H A Dvce_v4_0.c355 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_BASE_LO3), ring->gpu_addr); in vce_v4_0_start()