Home
last modified time | relevance | path

Searched refs:mmVCE_RB_RPTR3 (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/vce/
H A Dvce_3_0_d.h52 #define mmVCE_RB_RPTR3 0x80d7 macro
H A Dvce_4_0_offset.h102 #define mmVCE_RB_RPTR3 … macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dvce_v3_0.c95 v = RREG32(mmVCE_RB_RPTR3); in vce_v3_0_ring_get_rptr()
296 WREG32(mmVCE_RB_RPTR3, lower_32_bits(ring->wptr)); in vce_v3_0_start()
H A Dvce_v4_0.c70 return RREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_RPTR3)); in vce_v4_0_ring_get_rptr()
353 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_RPTR3), lower_32_bits(ring->wptr)); in vce_v4_0_start()