Home
last modified time | relevance | path

Searched refs:mmWD_INDEX_BUF_BASE (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h4895 #define mmWD_INDEX_BUF_BASE … macro
H A Dgc_9_1_offset.h5182 #define mmWD_INDEX_BUF_BASE … macro
H A Dgc_9_2_1_offset.h5138 #define mmWD_INDEX_BUF_BASE … macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dgfx_v9_0.c1392 WREG32_SOC15(GC, 0, mmWD_INDEX_BUF_BASE, data); in gfx_v9_0_ngg_en()