Home
last modified time | relevance | path

Searched refs:pix_clk (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/inc/
H A Ddc_link_ddc.h115 uint32_t pix_clk,
/dragonfly/sys/dev/drm/amd/display/dc/core/
H A Ddc_link_ddc.c716 uint32_t pix_clk, in dal_ddc_service_write_scdc_data() argument
719 bool over_340_mhz = pix_clk > 340000 ? 1 : 0; in dal_ddc_service_write_scdc_data()
H A Ddc_resource.c1865 uint32_t pix_clk = timing->pix_clk_khz; in get_norm_pix_clk() local
1866 uint32_t normalized_pix_clk = pix_clk; in get_norm_pix_clk()
1869 pix_clk /= 2; in get_norm_pix_clk()
1874 normalized_pix_clk = pix_clk; in get_norm_pix_clk()
1877 normalized_pix_clk = (pix_clk * 30) / 24; in get_norm_pix_clk()
1880 normalized_pix_clk = (pix_clk * 36) / 24; in get_norm_pix_clk()
1883 normalized_pix_clk = (pix_clk * 48) / 24; in get_norm_pix_clk()
/dragonfly/sys/dev/drm/radeon/
H A Dr100.c3161 fixed20_12 peak_disp_bw, mem_bw, pix_clk, pix_clk2, temp_ff; in r100_bandwidth_update() local
3278 pix_clk.full = 0; in r100_bandwidth_update()
3283 pix_clk.full = dfixed_const(mode1->clock); /* convert to fixed point */ in r100_bandwidth_update()
3284 pix_clk.full = dfixed_div(pix_clk, temp_ff); in r100_bandwidth_update()
3286 peak_disp_bw.full += dfixed_mul(pix_clk, temp_ff); in r100_bandwidth_update()
3489 disp_drain_rate.full = dfixed_div(pix_clk, temp_ff); in r100_bandwidth_update()