Home
last modified time | relevance | path

Searched refs:pp_smu (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/
H A Ddm_pp_smu.h34 struct pp_smu { struct
86 struct pp_smu pp_smu; member
88 void (*set_display_requirement)(struct pp_smu *pp,
92 void (*set_wm_ranges)(struct pp_smu *pp,
95 void (*set_pme_wa_enable)(struct pp_smu *pp);
104 void (*set_display_count)(struct pp_smu *pp, int count);
109 void (*set_hard_min_fclk_by_freq)(struct pp_smu *pp, int khz);
114 void (*set_hard_min_dcefclk_by_freq)(struct pp_smu *pp, int khz);
120 void (*set_min_deep_sleep_dcefclk)(struct pp_smu *pp, int mhz);
/dragonfly/sys/dev/drm/amd/display/dc/dce/
H A Ddce_clocks.c577 struct pp_smu_funcs_rv *pp_smu = dc->res_pool->pp_smu; in dcn1_update_clocks() local
632 if (pp_smu->set_display_requirement) in dcn1_update_clocks()
633 pp_smu->set_display_requirement(&pp_smu->pp_smu, &smu_req); in dcn1_update_clocks()
651 if (pp_smu->set_display_requirement) in dcn1_update_clocks()
652 pp_smu->set_display_requirement(&pp_smu->pp_smu, &smu_req); in dcn1_update_clocks()
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_resource.c810 struct pp_smu_funcs_rv *pp_smu = kzalloc(sizeof(*pp_smu), GFP_KERNEL); in dcn10_pp_smu_create() local
812 if (!pp_smu) in dcn10_pp_smu_create()
813 return pp_smu; in dcn10_pp_smu_create()
815 dm_pp_get_funcs_rv(ctx, pp_smu); in dcn10_pp_smu_create()
816 return pp_smu; in dcn10_pp_smu_create()
900 kfree(pool->base.pp_smu); in destruct()
1233 pool->base.pp_smu = dcn10_pp_smu_create(ctx); in construct()
/dragonfly/sys/dev/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_pp_smu.c479 void pp_rv_set_display_requirement(struct pp_smu *pp, in pp_rv_set_display_requirement()
501 void pp_rv_set_wm_ranges(struct pp_smu *pp, in pp_rv_set_wm_ranges()
552 void pp_rv_set_pme_wa_enable(struct pp_smu *pp) in pp_rv_set_pme_wa_enable()
569 funcs->pp_smu.ctx = ctx; in dm_pp_get_funcs_rv()
/dragonfly/sys/dev/drm/amd/display/dc/dce110/
H A Ddce110_hw_sequencer.c994 struct pp_smu_funcs_rv *pp_smu = core_dc->res_pool->pp_smu; in dce110_enable_audio_stream() local
1006 if (num_audio >= 1 && pp_smu != NULL && pp_smu->set_pme_wa_enable != NULL) in dce110_enable_audio_stream()
1008 pp_smu->set_pme_wa_enable(&pp_smu->pp_smu); in dce110_enable_audio_stream()
1023 struct pp_smu_funcs_rv *pp_smu = dc->res_pool->pp_smu; in dce110_disable_audio_stream() local
1044 if (pp_smu != NULL && pp_smu->set_pme_wa_enable != NULL) in dce110_disable_audio_stream()
1046 pp_smu->set_pme_wa_enable(&pp_smu->pp_smu); in dce110_disable_audio_stream()
/dragonfly/sys/dev/drm/amd/display/dc/inc/
H A Dcore_types.h145 struct pp_smu_funcs_rv *pp_smu; member
/dragonfly/sys/dev/drm/amd/display/dc/calcs/
H A Ddcn_calcs.c1410 struct pp_smu_funcs_rv *pp = dc->res_pool->pp_smu; in dcn_bw_notify_pplib_of_wm_ranges()
1468 pp->set_wm_ranges(&pp->pp_smu, &ranges); in dcn_bw_notify_pplib_of_wm_ranges()