Home
last modified time | relevance | path

Searched refs:radeon_get_ib_value (Results 1 – 9 of 9) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dr600_cs.c886 header = radeon_get_ib_value(p, h_idx); in r600_cs_common_vline_parse()
1494 word0 = radeon_get_ib_value(p, idx + 0); in r600_check_texture_resource()
1501 word1 = radeon_get_ib_value(p, idx + 1); in r600_check_texture_resource()
1504 word4 = radeon_get_ib_value(p, idx + 4); in r600_check_texture_resource()
1505 word5 = radeon_get_ib_value(p, idx + 5); in r600_check_texture_resource()
1641 idx_value = radeon_get_ib_value(p, idx); in r600_packet3_check()
1655 tmp = radeon_get_ib_value(p, idx + 1); in r600_packet3_check()
1803 tmp = radeon_get_ib_value(p, idx) + in r600_packet3_check()
1833 tmp = radeon_get_ib_value(p, idx+2) + in r600_packet3_check()
2189 offset = radeon_get_ib_value(p, idx+0); in r600_packet3_check()
[all …]
H A Devergreen_cs.c1785 idx_value = radeon_get_ib_value(p, idx); in evergreen_packet3_check()
1799 tmp = radeon_get_ib_value(p, idx + 1); in evergreen_packet3_check()
1927 radeon_get_ib_value(p, idx+1) + in evergreen_packet3_check()
2118 command = radeon_get_ib_value(p, idx+4); in evergreen_packet3_check()
2120 info = radeon_get_ib_value(p, idx+1); in evergreen_packet3_check()
2153 tmp = radeon_get_ib_value(p, idx) + in evergreen_packet3_check()
2191 tmp = radeon_get_ib_value(p, idx+2) + in evergreen_packet3_check()
2496 offset = radeon_get_ib_value(p, idx+1); in evergreen_packet3_check()
2515 offset = radeon_get_ib_value(p, idx+3); in evergreen_packet3_check()
2540 offset = radeon_get_ib_value(p, idx+0); in evergreen_packet3_check()
[all …]
H A Dradeon_vce.c479 offset = radeon_get_ib_value(p, lo); in radeon_vce_cs_reloc()
480 idx = radeon_get_ib_value(p, hi); in radeon_vce_cs_reloc()
566 uint32_t len = radeon_get_ib_value(p, p->idx); in radeon_vce_cs_parse()
567 uint32_t cmd = radeon_get_ib_value(p, p->idx + 1); in radeon_vce_cs_parse()
583 handle = radeon_get_ib_value(p, p->idx + 2); in radeon_vce_cs_parse()
602 *size = radeon_get_ib_value(p, p->idx + 8) * in radeon_vce_cs_parse()
603 radeon_get_ib_value(p, p->idx + 10) * in radeon_vce_cs_parse()
639 tmp = radeon_get_ib_value(p, p->idx + 4); in radeon_vce_cs_parse()
H A Dr300.c635 idx_value = radeon_get_ib_value(p, idx); in r300_packet0_check()
1191 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r300_packet3_check()
1202 if (((radeon_get_ib_value(p, idx + 1) >> 4) & 0x3) != 3) { in r300_packet3_check()
1206 track->vap_vf_cntl = radeon_get_ib_value(p, idx + 1); in r300_packet3_check()
1217 if (((radeon_get_ib_value(p, idx) >> 4) & 0x3) != 3) { in r300_packet3_check()
1221 track->vap_vf_cntl = radeon_get_ib_value(p, idx); in r300_packet3_check()
1229 track->vap_vf_cntl = radeon_get_ib_value(p, idx + 1); in r300_packet3_check()
1236 track->vap_vf_cntl = radeon_get_ib_value(p, idx); in r300_packet3_check()
1243 track->vap_vf_cntl = radeon_get_ib_value(p, idx + 1); in r300_packet3_check()
1250 track->vap_vf_cntl = radeon_get_ib_value(p, idx); in r300_packet3_check()
H A Dr100.c1288 value = radeon_get_ib_value(p, idx); in r100_reloc_pitch_offset()
1324 c = radeon_get_ib_value(p, idx++) & 0x1F; in r100_packet3_load_vbpntr()
1340 idx_value = radeon_get_ib_value(p, idx); in r100_packet3_load_vbpntr()
1366 idx_value = radeon_get_ib_value(p, idx); in r100_packet3_load_vbpntr()
1472 header = radeon_get_ib_value(p, h_idx); in r100_cs_packet_parse_vline()
1473 crtc_id = radeon_get_ib_value(p, h_idx + 5); in r100_cs_packet_parse_vline()
1577 idx_value = radeon_get_ib_value(p, idx); in r100_packet0_check()
1909 value = radeon_get_ib_value(p, idx + 2); in r100_cs_track_check_pkt3_indx_buffer()
1966 track->max_indx = radeon_get_ib_value(p, idx+1); in r100_packet3_check()
1992 track->vap_vf_cntl = radeon_get_ib_value(p, idx); in r100_packet3_check()
[all …]
H A Dradeon_cs.c743 header = radeon_get_ib_value(p, idx); in radeon_cs_packet_parse()
779 printk("\t0x%08x <---\n", radeon_get_ib_value(p, i)); in radeon_cs_packet_parse()
781 printk("\t0x%08x\n", radeon_get_ib_value(p, i)); in radeon_cs_packet_parse()
864 idx = radeon_get_ib_value(p, p3reloc.idx + 1); in radeon_cs_packet_next_reloc()
H A Dradeon_uvd.c583 offset = radeon_get_ib_value(p, data0); in radeon_uvd_cs_reloc()
584 idx = radeon_get_ib_value(p, data1); in radeon_uvd_cs_reloc()
599 cmd = radeon_get_ib_value(p, p->idx) >> 1; in radeon_uvd_cs_reloc()
H A Dr200.c161 idx_value = radeon_get_ib_value(p, idx); in r200_packet0_check()
H A Dradeon.h1103 static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx) in radeon_get_ib_value() function