Home
last modified time | relevance | path

Searched refs:tile_size (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/include/drm/
H A Ddrm_displayid.h71 u8 tile_size[4]; member
/dragonfly/sys/dev/drm/amd/display/dc/dml/
H A Ddml1_display_rq_dlg_calc.c196 static unsigned int get_blk_size_bytes(const enum source_macro_tile_size tile_size) in get_blk_size_bytes() argument
198 if (tile_size == dm_256k_tile) in get_blk_size_bytes()
200 else if (tile_size == dm_64k_tile) in get_blk_size_bytes()
/dragonfly/contrib/gcc-8.0/gcc/
H A Domp-offload.c504 tree tile_size = gimple_call_arg (call, 2); in oacc_xform_tile() local
523 else if (!integer_zerop (tile_size)) in oacc_xform_tile()
525 span = tile_size; in oacc_xform_tile()
H A Domp-expand.c5196 tree tile_size = NULL_TREE; in expand_oacc_for() local
5274 tile_size = create_tmp_var (diff_type, ".tile_size"); in expand_oacc_for()
5280 ass = gimple_build_assign (tile_size, expr); in expand_oacc_for()
5287 expr = fold_build2 (MULT_EXPR, diff_type, s, tile_size); in expand_oacc_for()
5409 build2 (MULT_EXPR, diff_type, tile_size, in expand_oacc_for()
/dragonfly/sys/dev/drm/i915/
H A Dintel_display.c2230 unsigned int tile_size, in __intel_adjust_tile_offset() argument
2238 WARN_ON(old_offset & (tile_size - 1)); in __intel_adjust_tile_offset()
2239 WARN_ON(new_offset & (tile_size - 1)); in __intel_adjust_tile_offset()
2269 tile_size = intel_tile_size(dev_priv); in _intel_adjust_tile_offset()
2280 tile_size, pitch_tiles, in _intel_adjust_tile_offset()
2337 tile_size = intel_tile_size(dev_priv); in _intel_compute_tile_offset()
2357 tile_size, pitch_tiles, in _intel_compute_tile_offset()
2544 DRM_MODE_ROTATE_0, tile_size); in intel_fill_fb_info()
2545 offset /= tile_size; in intel_fill_fb_info()
2593 tile_size, pitch_tiles, in intel_fill_fb_info()
[all …]
/dragonfly/sys/dev/drm/
H A Ddrm_edid.c4995 w = tile->tile_size[0] | tile->tile_size[1] << 8; in drm_parse_tiled_block()
4996 h = tile->tile_size[2] | tile->tile_size[3] << 8; in drm_parse_tiled_block()