Home
last modified time | relevance | path

Searched refs:vlv_punit_read (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/i915/
H A Dintel_runtime_pm.c801 ((vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) & mask) == state) in vlv_set_power_well()
806 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL); in vlv_set_power_well()
814 vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL)); in vlv_set_power_well()
848 state = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) & mask; in vlv_power_well_enabled()
862 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL) & mask; in vlv_power_well_enabled()
1379 state = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSS_MASK(pipe); in chv_pipe_power_well_enabled()
1391 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSC_MASK(pipe); in chv_pipe_power_well_enabled()
1412 ((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSS_MASK(pipe)) == state) in chv_set_pipe_power_well()
1417 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in chv_set_pipe_power_well()
1425 vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ)); in chv_set_pipe_power_well()
H A Dintel_sideband.c80 u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr) in vlv_punit_read() function
H A Dintel_cdclk.c507 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in vlv_set_cdclk()
511 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & in vlv_set_cdclk()
594 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in chv_set_cdclk()
598 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & in chv_set_cdclk()
H A Dintel_pm.c320 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in chv_set_memory_dvfs()
342 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in chv_set_memory_pm5()
5617 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in vlv_wm_get_hw_state()
5630 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in vlv_wm_get_hw_state()
5640 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in vlv_wm_get_hw_state()
6931 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE); in cherryview_rps_max_freq()
6959 val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG); in cherryview_rps_rpe_freq()
6969 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE); in cherryview_rps_guar_freq()
7148 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS); in valleyview_init_gt_powersave()
7322 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS); in cherryview_enable_rps()
[all …]
H A Di915_sysfs.c252 freq = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
H A Di915_drv.h4149 u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr);