Searched refs:DstRegBank (Results 1 – 4 of 4) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/ |
H A D | PPCInstructionSelector.cpp | 138 const RegisterBank *DstRegBank = RBI.getRegBank(DstReg, MRI, TRI); in selectCopy() local 140 getRegClass(MRI.getType(DstReg), DstRegBank); in selectCopy() 245 const RegisterBank *DstRegBank = RBI.getRegBank(DstReg, MRI, TRI); in selectZExt() local 253 MRI.createVirtualRegister(getRegClass(DstTy, DstRegBank)); in selectZExt() 258 MRI.createVirtualRegister(getRegClass(DstTy, DstRegBank)); in selectZExt()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstructionSelector.cpp | 920 const auto &DstRegBank = *RBI.getRegBank(DstReg, MRI, TRI); in select() local 927 assert(DstRegBank.getID() == ARM::GPRRegBankID && in select() 947 if (SrcRegBank.getID() != DstRegBank.getID()) { in select() 1015 const auto &DstRegBank = *RBI.getRegBank(DstReg, MRI, TRI); in select() local 1017 if (SrcRegBank.getID() != DstRegBank.getID()) { in select()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
H A D | X86InstructionSelector.cpp | 274 const RegisterBank &DstRegBank = *RBI.getRegBank(DstReg, MRI, TRI); in selectCopy() local 284 DstRegBank.getID() == X86::GPRRegBankID) { in selectCopy() 317 getRegClass(MRI.getType(DstReg), DstRegBank); in selectCopy() 320 DstRegBank.getID() == X86::GPRRegBankID && SrcSize > DstSize && in selectCopy()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64InstructionSelector.cpp | 938 const RegisterBank &DstRegBank = *RBI.getRegBank(DstReg, MRI, TRI); in getRegClassesForCopy() local 951 if (SrcRegBank != DstRegBank && (DstSize == 1 && SrcSize == 1)) in getRegClassesForCopy() 955 getMinClassForRegBank(DstRegBank, DstSize, true)}; in getRegClassesForCopy() 995 const RegisterBank &DstRegBank = *RBI.getRegBank(DstReg, MRI, TRI); in selectCopy() local 1025 getMinClassForRegBank(DstRegBank, SrcSize, /* GetAllRegSet */ true); in selectCopy()
|