Home
last modified time | relevance | path

Searched refs:InstrMapping (Results 1 – 20 of 20) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCSEInfo.cpp142 assert(InstrMapping.count(UMI->MI) == 0 && in insertNode()
144 InstrMapping[UMI->MI] = MaybeNewNode; in insertNode()
191 auto *UMI = InstrMapping.lookup(MI); in handleRecordedInst()
196 InstrMapping.erase(MI); in handleRecordedInst()
212 if (auto *UMI = InstrMapping.lookup(MI)) { in handleRemoveInst()
214 InstrMapping.erase(MI); in handleRemoveInst()
259 InstrMapping.clear(); in releaseMemory()
284 for (auto &It : InstrMapping) { in verify()
300 if (!InstrMapping.count(UMI.MI)) in verify()
305 if (InstrMapping[UMI.MI] != &UMI) in verify()
[all …]
H A DRegBankSelect.cpp443 MachineInstr &MI, const RegisterBankInfo::InstructionMapping &InstrMapping, in computeMapping() argument
448 if (!InstrMapping.isValid()) in computeMapping()
454 bool Saturated = Cost.addLocalCost(InstrMapping.getCost()); in computeMapping()
457 LLVM_DEBUG(dbgs() << "With: " << InstrMapping << '\n'); in computeMapping()
469 for (unsigned OpIdx = 0, EndOpIdx = InstrMapping.getNumOperands(); in computeMapping()
483 InstrMapping.getOperandMapping(OpIdx); in computeMapping()
588 MachineInstr &MI, const RegisterBankInfo::InstructionMapping &InstrMapping, in applyMapping() argument
591 RegisterBankInfo::OperandsMapper OpdMapper(MI, InstrMapping, *MRI); in applyMapping()
603 InstrMapping.getOperandMapping(OpIdx); in applyMapping()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagon.td192 def getPredOpcode : InstrMapping {
208 def getFalsePredOpcode : InstrMapping {
220 def getTruePredOpcode : InstrMapping {
232 def getPredNewOpcode : InstrMapping {
244 def getPredOldOpcode : InstrMapping {
256 def getNewValueOpcode : InstrMapping {
268 def getNonNVStore : InstrMapping {
294 def changeAddrMode_io_rr: InstrMapping {
302 def changeAddrMode_rr_io: InstrMapping {
342 def getRegForm : InstrMapping {
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRegisterBankInfo.h297 const InstructionMapping &InstrMapping; variable
324 OperandsMapper(MachineInstr &MI, const InstructionMapping &InstrMapping,
333 const InstructionMapping &getInstrMapping() const { return InstrMapping; } in getInstrMapping()
779 const RegisterBankInfo::InstructionMapping &InstrMapping) {
780 InstrMapping.print(OS);
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRegisterBankInfo.cpp401 auto &InstrMapping = MapOfInstructionMappings[Hash]; in getInstructionMappingImpl() local
402 InstrMapping = std::make_unique<InstructionMapping>( in getInstructionMappingImpl()
404 return *InstrMapping; in getInstructionMappingImpl()
666 MachineInstr &MI, const InstructionMapping &InstrMapping, in OperandsMapper() argument
668 : MRI(MRI), MI(MI), InstrMapping(InstrMapping) { in OperandsMapper()
669 unsigned NumOpds = InstrMapping.getNumOperands(); in OperandsMapper()
671 assert(InstrMapping.verify(MI) && "Invalid mapping for MI"); in OperandsMapper()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DRegBankSelect.h594 const RegisterBankInfo::InstructionMapping &InstrMapping,
615 const RegisterBankInfo::InstructionMapping &InstrMapping,
H A DCSEInfo.h82 DenseMap<const MachineInstr *, UniqueMachineInstr *> InstrMapping; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.td2665 def getVOPe64 : InstrMapping {
2674 def getVOPe32 : InstrMapping {
2683 def getSDWAOp : InstrMapping {
2701 def getDPPOp32 : InstrMapping {
2709 def getDPPOp64 : InstrMapping {
2718 def getCommuteOrig : InstrMapping {
2727 def getCommuteRev : InstrMapping {
2735 def getMCOpcodeGen : InstrMapping {
2760 def getSOPKOp : InstrMapping {
2768 def getAddr64Inst : InstrMapping {
[all …]
H A DR600Instructions.td1783 def getLDSNoRetOp : InstrMapping {
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.td228 def getStackOpcode : InstrMapping {
241 def getRegisterOpcode : InstrMapping {
254 def getWasm64Opcode : InstrMapping {
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPC.td490 def getRecordFormOpcode : InstrMapping {
503 def getNonRecordFormOpcode : InstrMapping {
516 def getAltVSXFMAOpcode : InstrMapping {
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsDSPInstrFormats.td11 def Dsp2MicroMips : InstrMapping {
H A DMipsInstrFormats.td40 def Std2MicroMips : InstrMapping {
54 def Std2MicroMipsR6 : InstrMapping {
H A DMips32r6InstrFormats.td15 def MipsR62MicroMipsR6 : InstrMapping {
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTarget.td1772 // InstrMapping - This class is used to create mapping tables to relate
1776 class InstrMapping {
1778 // define the relationship modeled by this InstrMapping record.
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.td261 def splsIdempotent : InstrMapping {
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCInstrInfo.td1022 def getPostIncOpcode : InstrMapping {
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrFormats.td121 def getDisp12Opcode : InstrMapping {
130 def getDisp20Opcode : InstrMapping {
140 def getMemOpcode : InstrMapping {
149 def getTargetMemOpcode : InstrMapping {
158 def getTwoOperandOpcode : InstrMapping {
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DSVEInstrFormats.td662 def getSVEPseudoMap : InstrMapping {
676 def getSVERevInstr : InstrMapping {
685 def getSVENonRevInstr : InstrMapping {
H A DSMEInstrFormats.td47 def getSMEPseudoMap : InstrMapping {