/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineLoadStoreAlloca.cpp | 568 LoadInst *NewLoad = in combineLoadToNewType() local 571 NewLoad->setAtomic(LI.getOrdering(), LI.getSyncScopeID()); in combineLoadToNewType() 572 copyMetadataForLoad(*NewLoad, LI); in combineLoadToNewType() 573 return NewLoad; in combineLoadToNewType() 681 LoadInst *NewLoad = IC.combineLoadToNewType(Load, DestTy); in combineLoadToOperationType() local 682 CastUser->replaceAllUsesWith(NewLoad); in combineLoadToOperationType() 712 NewLoad->setAAMetadata(LI.getAAMetadata()); in unpackLoadToAggregate() 714 PoisonValue::get(T), NewLoad, 0, Name)); in unpackLoadToAggregate() 758 LoadInst *NewLoad = IC.combineLoadToNewType(LI, ET, ".unpack"); in unpackLoadToAggregate() local 759 NewLoad->setAAMetadata(LI.getAAMetadata()); in unpackLoadToAggregate() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/FuzzMutate/ |
H A D | RandomIRBuilder.cpp | 216 auto *NewLoad = new LoadInst(AccessTy, Ptr, "L", &*IP); in newSource() local 219 if (Pred.matches(Srcs, NewLoad)) in newSource() 220 RS.sample(NewLoad, RS.totalWeight()); in newSource() 222 NewLoad->eraseFromParent(); in newSource()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | GVN.cpp | 1415 auto *NewLoad = in eliminatePartiallyRedundantLoad() local 1419 NewLoad->setDebugLoc(Load->getDebugLoc()); in eliminatePartiallyRedundantLoad() 1422 NewLoad, nullptr, NewLoad->getParent(), MemorySSA::BeforeTerminator); in eliminatePartiallyRedundantLoad() 1432 NewLoad->setAAMetadata(Tags); in eliminatePartiallyRedundantLoad() 1435 NewLoad->setMetadata(LLVMContext::MD_invariant_load, MD); in eliminatePartiallyRedundantLoad() 1439 NewLoad->setMetadata(LLVMContext::MD_range, RangeMD); in eliminatePartiallyRedundantLoad() 1452 AvailableValueInBlock::get(UnavailableBlock, NewLoad)); in eliminatePartiallyRedundantLoad() 1454 LLVM_DEBUG(dbgs() << "GVN INSERTED " << *NewLoad << '\n'); in eliminatePartiallyRedundantLoad() 1462 ICF->insertInstructionTo(NewLoad, UnavailableBlock); in eliminatePartiallyRedundantLoad() 1464 combineMetadataForCSE(NewLoad, OldLoad, false); in eliminatePartiallyRedundantLoad() [all …]
|
H A D | LowerMatrixIntrinsics.cpp | 1432 auto *NewLoad = Builder.CreateLoad(Op->getType(), Arg); in lowerDotProduct() local 1433 Op->replaceAllUsesWith(NewLoad); in lowerDotProduct() 1435 return NewLoad; in lowerDotProduct()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
H A D | AggressiveInstCombine.cpp | 789 LoadInst *NewLoad = nullptr, *LI1 = LOps.Root; in foldConsecutiveLoads() local 815 NewLoad = Builder.CreateAlignedLoad(WiderType, Load1Ptr, LI1->getAlign(), in foldConsecutiveLoads() 817 NewLoad->takeName(LI1); in foldConsecutiveLoads() 820 NewLoad->setAAMetadata(LOps.AATags); in foldConsecutiveLoads() 822 Value *NewOp = NewLoad; in foldConsecutiveLoads()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86AvoidStoreForwardingBlocks.cpp | 393 MachineInstr *NewLoad = in buildCopy() local 404 getBaseOperand(NewLoad).setIsKill(false); in buildCopy() 405 LLVM_DEBUG(NewLoad->dump()); in buildCopy()
|
H A D | X86InterleavedAccess.cpp | 220 Instruction *NewLoad = in decompose() local 222 DecomposedVectors.push_back(NewLoad); in decompose()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | ExpandVectorPredication.cpp | 577 LoadInst *NewLoad = in expandPredicationInMemoryIntrinsic() local 580 NewLoad->setAlignment(*AlignOpt); in expandPredicationInMemoryIntrinsic() 581 NewMemoryInst = NewLoad; in expandPredicationInMemoryIntrinsic()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | VectorCombine.cpp | 1345 auto *NewLoad = cast<LoadInst>(Builder.CreateLoad( in scalarizeLoadExtract() local 1350 NewLoad->setAlignment(ScalarOpAlignment); in scalarizeLoadExtract() 1352 replaceValue(*EI, *NewLoad); in scalarizeLoadExtract()
|
H A D | LoopVectorize.cpp | 2606 Instruction *NewLoad; in vectorizeInterleaveGroup() local 2611 NewLoad = in vectorizeInterleaveGroup() 2616 NewLoad = Builder.CreateAlignedLoad(VecTy, AddrParts[Part], in vectorizeInterleaveGroup() 2618 Group->addMetadata(NewLoad); in vectorizeInterleaveGroup() 2619 NewLoads.push_back(NewLoad); in vectorizeInterleaveGroup()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 1433 SDValue NewLoad; in ExpandExtractFromVectorThroughStack() local 1442 NewLoad = DAG.getLoad(Op.getValueType(), dl, Ch, StackPtr, in ExpandExtractFromVectorThroughStack() 1446 NewLoad = DAG.getExtLoad(ISD::EXTLOAD, dl, Op.getValueType(), Ch, StackPtr, in ExpandExtractFromVectorThroughStack() 1452 DAG.ReplaceAllUsesOfValueWith(Ch, SDValue(NewLoad.getNode(), 1)); in ExpandExtractFromVectorThroughStack() 1456 SmallVector<SDValue, 6> NewLoadOperands(NewLoad->op_begin(), in ExpandExtractFromVectorThroughStack() 1457 NewLoad->op_end()); in ExpandExtractFromVectorThroughStack() 1459 NewLoad = in ExpandExtractFromVectorThroughStack() 1460 SDValue(DAG.UpdateNodeOperands(NewLoad.getNode(), NewLoadOperands), 0); in ExpandExtractFromVectorThroughStack() 1461 return NewLoad; in ExpandExtractFromVectorThroughStack()
|
H A D | DAGCombiner.cpp | 6690 assert(NewLoad && in BackwardsPropagateMask() 6692 CombineTo(Load, NewLoad, NewLoad.getValue(1)); in BackwardsPropagateMask() 7004 CombineTo(MLoad, NewLoad.getValue(0), NewLoad.getValue(1)); in visitAND() 7176 SDValue To[] = { NewLoad.getValue(0), NewLoad.getValue(1), in visitAND() 7180 CombineTo(Load, NewLoad.getValue(0), NewLoad.getValue(1)); in visitAND() 9254 SDValue NewLoad = in MatchLoadCombine() local 9264 return NewLoad; in MatchLoadCombine() 9271 : NewLoad; in MatchLoadCombine() 13207 return NewLoad; in tryToFoldExtOfMaskedLoad() 14860 return NewLoad; in visitTRUNCATE() [all …]
|
H A D | LegalizeVectorTypes.cpp | 5374 SDValue NewLoad = in WidenVecRes_LOAD() local 5381 ReplaceValueWith(SDValue(N, 1), NewLoad.getValue(1)); in WidenVecRes_LOAD() 5383 return NewLoad; in WidenVecRes_LOAD()
|
H A D | TargetLowering.cpp | 4632 SDValue NewLoad = in SimplifySetCC() local 4637 DAG.getNode(ISD::AND, dl, newVT, NewLoad, in SimplifySetCC()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64LegalizerInfo.cpp | 1670 auto NewLoad = MIRBuilder.buildLoad(NewTy, MI.getOperand(1), MMO); in legalizeLoadStore() local 1671 MIRBuilder.buildBitcast(ValReg, NewLoad); in legalizeLoadStore()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600ISelLowering.cpp | 1383 SDValue NewLoad = DAG.getExtLoad( in LowerLOAD() local 1386 SDValue Res = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, NewLoad, in LowerLOAD()
|
H A D | AMDGPUISelLowering.cpp | 3788 SDValue NewLoad in performLoadCombine() local 3792 SDValue BC = DAG.getNode(ISD::BITCAST, SL, VT, NewLoad); in performLoadCombine() 3793 DCI.CombineTo(N, BC, NewLoad.getValue(1)); in performLoadCombine()
|
H A D | SIISelLowering.cpp | 10012 SDValue NewLoad = DAG.getLoad( in widenLoad() local 10025 SDValue Cvt = NewLoad; in widenLoad() 10027 Cvt = DAG.getNode(ISD::SIGN_EXTEND_INREG, SL, MVT::i32, NewLoad, in widenLoad() 10031 Cvt = DAG.getZeroExtendInReg(NewLoad, SL, TruncVT); in widenLoad() 10049 return DAG.getMergeValues({ Cvt, NewLoad.getValue(1) }, SL); in widenLoad()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 10260 SDValue NewLoad = DAG.getMaskedLoad( in LowerMLOAD() local 10264 SDValue Combo = NewLoad; in LowerMLOAD() 10270 return DAG.getMergeValues({Combo, NewLoad.getValue(1)}, dl); in LowerMLOAD() 17826 SDValue NewLoad = in PerformSplittingToWideningLoad() local 17830 Loads.push_back(NewLoad); in PerformSplittingToWideningLoad() 17831 Chains.push_back(SDValue(NewLoad.getNode(), 1)); in PerformSplittingToWideningLoad() 17894 return NewLoad; in PerformExtendCombine() 17903 return NewLoad; in PerformFPExtendCombine() 18737 SDValue NewLoad = in PerformSplittingMVEEXTToWideningLoad() local 18741 Loads.push_back(NewLoad); in PerformSplittingMVEEXTToWideningLoad() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 5643 SDValue NewLoad = DAG.getMemIntrinsicNode(Opc, DL, RetVTList, Ops, NewVT, in PerformLOADCombine() local 5645 SDValue NewChain = NewLoad.getValue(NumElts); in PerformLOADCombine() 5650 Elts.push_back(NewLoad.getValue(i)); in PerformLOADCombine()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 18180 SDValue NewLoad = in performConcatVectorsCombine() local 18184 Ops.push_back(NewLoad); in performConcatVectorsCombine() 20802 SDValue NewLoad = DAG.getMaskedLoad( in performUnpackCombine() local 20809 return NewLoad; in performUnpackCombine() 21296 SDValue NewLoad = DAG.getLoad( in performLOADCombine() local 21299 LoadOps.push_back(NewLoad); in performLOADCombine() 25783 SDValue NewLoad = DAG.getMaskedLoad( in LowerFixedLengthVectorLoadToSVE() local 25788 SDValue Result = NewLoad; in LowerFixedLengthVectorLoadToSVE() 25801 SDValue MergedValues[2] = {Result, NewLoad.getValue(1)}; in LowerFixedLengthVectorLoadToSVE() 25857 SDValue NewLoad = DAG.getMaskedLoad( in LowerFixedLengthVectorMLoadToSVE() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerHelper.cpp | 3330 auto NewLoad = MIRBuilder.buildLoad(LoadTy, PtrReg, *NewMMO); in lowerLoad() local 3331 MIRBuilder.buildSExtInReg(LoadReg, NewLoad, MemSizeInBits); in lowerLoad() 3333 auto NewLoad = MIRBuilder.buildLoad(LoadTy, PtrReg, *NewMMO); in lowerLoad() local 3336 MIRBuilder.buildAssertZExt(LoadReg, NewLoad, MemSizeInBits); in lowerLoad()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 4804 SDValue NewLoad = DAG.getMemIntrinsicNode( in lowerVECTOR_SHUFFLE() local 4808 DAG.makeEquivalentMemoryOrdering(Ld, NewLoad); in lowerVECTOR_SHUFFLE() 4809 return convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerVECTOR_SHUFFLE() 10012 SDValue NewLoad = in lowerFixedLengthVectorLoadToRVV() local 10015 SDValue Result = convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerFixedLengthVectorLoadToRVV() 10016 return DAG.getMergeValues({Result, NewLoad.getValue(1)}, DL); in lowerFixedLengthVectorLoadToRVV() 10030 SDValue NewLoad = in lowerFixedLengthVectorLoadToRVV() local 10034 SDValue Result = convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerFixedLengthVectorLoadToRVV() 10035 return DAG.getMergeValues({Result, NewLoad.getValue(1)}, DL); in lowerFixedLengthVectorLoadToRVV()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelLowering.cpp | 3816 SDValue NewLoad = DAG.getLoad(ResVT, DL, LoadN->getChain(), in lowerBITCAST() local 3819 DAG.ReplaceAllUsesOfValueWith(SDValue(LoadN, 1), NewLoad.getValue(1)); in lowerBITCAST() 3820 return NewLoad; in lowerBITCAST()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 11566 SDValue NewLoad[2]; in LowerFP_EXTEND() local 11575 NewLoad[i] = DAG.getMemIntrinsicNode( in LowerFP_EXTEND() 11580 DAG.getNode(Op0.getOpcode(), SDLoc(Op0), MVT::v4f32, NewLoad[0], in LowerFP_EXTEND() 11581 NewLoad[1], Op0.getNode()->getFlags()); in LowerFP_EXTEND()
|