Home
last modified time | relevance | path

Searched refs:PAD (Results 1 – 25 of 35) sorted by relevance

12

/freebsd/contrib/libarchive/cpio/test/
H A Dtest_format_newc.c32 #define PAD(n, block) ((~(n) + 1) & ((block) - 1)) macro
221 fs += PAD(fs, 4); in DEFINE_TEST()
228 ns += PAD(ns + 2, 4); in DEFINE_TEST()
255 fs += PAD(fs, 4); in DEFINE_TEST()
262 ns += PAD(ns + 2, 4); in DEFINE_TEST()
291 fs += PAD(fs, 4); in DEFINE_TEST()
298 ns += PAD(ns + 2, 4); in DEFINE_TEST()
325 fs += PAD(fs, 4); in DEFINE_TEST()
332 ns += PAD(ns + 2, 4); in DEFINE_TEST()
/freebsd/crypto/openssl/test/recipes/30-test_evp_data/
H A Devpciph_aes_wrap.txt132 Cipher = AES-128-WRAP-PAD-INV
138 Cipher = AES-128-WRAP-PAD-INV
145 Cipher = AES-192-WRAP-PAD-INV
152 Cipher = AES-256-WRAP-PAD-INV
159 Cipher = AES-128-WRAP-PAD-INV
165 Cipher = AES-192-WRAP-PAD-INV
171 Cipher = AES-256-WRAP-PAD-INV
/freebsd/crypto/openssl/doc/man7/
H A DEVP_CIPHER-AES.pod39 "AES-128-WRAP-PAD", "AES-192-WRAP-PAD", "AES-256-WRAP-PAD",
41 "AES-128-WRAP-PAD-INV", "AES-192-WRAP-PAD-INV" and "AES-256-WRAP-PAD-INV"
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dfsl,imx-pinctrl.txt4 to share one PAD to several functional blocks. The sharing is done by
5 multiplexing the PAD input/output signals. For each PAD there are up to
7 different PAD settings (like pull up, keeper, etc) the IOMUXC controls
8 also the PAD settings parameters.
40 Other bits are used for PAD setting.
H A Datmel,at91-pinctrl.txt4 to share one PAD to several functional blocks. The sharing is done by
5 multiplexing the PAD input/output signals. For each PAD there are up to
7 different PAD settings (like pull up, keeper, etc) the controller controls
8 also the PAD settings parameters.
H A Dactions,s500-pinctrl.yaml26 - description: PAD Pull Control + PAD Schmitt Trigger Enable + PAD Control
27 - description: PAD Drive Capacity Select
H A Drockchip,pinctrl.txt4 to share one PAD to several functional blocks. The sharing is done by
5 multiplexing the PAD input/output signals. For each PAD there are several
H A Drockchip,pinctrl.yaml13 The Rockchip Pinmux Controller enables the IC to share one PAD
15 the PAD input/output signals. For each PAD there are several muxing
/freebsd/contrib/llvm-project/compiler-rt/include/sanitizer/
H A Dnetbsd_syscall_hooks.h1076 res, (long long)(path), (long long)(PAD), (long long)(length))
1082 res, (long long)(fd), (long long)(PAD), (long long)(length))
1548 (long long)(PAD), (long long)(offset))
3548 long long nbyte, long long PAD,
3554 long long nbyte, long long PAD,
3641 long long fd, long long PAD,
3646 long long PAD, long long pos);
3657 void __sanitizer_syscall_pre_impl_lseek(long long fd, long long PAD,
3666 void __sanitizer_syscall_pre_impl_ftruncate(long long fd, long long PAD,
4782 long long mode, long long PAD,
[all …]
/freebsd/lib/libc/stdio/
H A Dvfprintf.c376 #define PAD(howmany, with) { \ in __vfprintf() macro
1016 PAD(width - realsz, blanks); in __vfprintf()
1029 PAD(width - realsz, zeroes); in __vfprintf()
1036 PAD(dprec - size, zeroes); in __vfprintf()
1050 PAD(-expt, zeroes); in __vfprintf()
1074 PAD(prec - ndig, zeroes); in __vfprintf()
1083 PAD(width - realsz, blanks); in __vfprintf()
H A Dvfwprintf.c451 #define PAD(howmany, with) { \ in __vfwprintf() macro
1071 PAD(width - realsz, blanks); in __vfwprintf()
1084 PAD(width - realsz, zeroes); in __vfwprintf()
1091 PAD(dprec - size, zeroes); in __vfwprintf()
1105 PAD(-expt, zeroes); in __vfwprintf()
1130 PAD(prec - ndig, zeroes); in __vfwprintf()
1139 PAD(width - realsz, blanks); in __vfwprintf()
/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dmarvell,xenon-sdhci.yaml44 for Xenon IP register. The second one for the Armada 3700 SoC PHY PAD
152 - description: Armada 3700 SoC PHY PAD Voltage Control register
160 Type of Armada 3700 SoC PHY PAD Voltage Controller register.
161 If "sd" is selected, SoC PHY PAD is set as 3.3V at the beginning
163 If "fixed-1-8v" is selected, SoC PHY PAD is fixed 1.8V, such as for
H A Dmarvell,xenon-sdhci.txt31 PHY PAD Voltage Control register.
96 Type of Armada 3700 SoC PHY PAD Voltage Controller register.
99 If "sd" is selected, SoC PHY PAD is set as 3.3V at the beginning and is
101 If "fixed-1-8v" is selected, SoC PHY PAD is fixed 1.8V, such as for eMMC.
/freebsd/sys/contrib/device-tree/Bindings/mtd/
H A Dcadence-nand-controller.txt21 board delay = RE#PAD delay + PCB trace to device + PCB trace from device
22 + DQ PAD delay
/freebsd/sys/contrib/libsodium/src/libsodium/crypto_hash/sha256/cp/
H A Dhash_sha256_cp.c147 static const uint8_t PAD[64] = { 0x80, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, variable
162 state->buf[r + i] = PAD[i]; in SHA256_Pad()
166 state->buf[r + i] = PAD[i]; in SHA256_Pad()
/freebsd/sys/contrib/libsodium/src/libsodium/crypto_hash/sha512/cp/
H A Dhash_sha512_cp.c163 static const uint8_t PAD[128] = { variable
181 state->buf[r + i] = PAD[i]; in SHA512_Pad()
185 state->buf[r + i] = PAD[i]; in SHA512_Pad()
/freebsd/contrib/sendmail/libsm/
H A Dvfprintf.c232 #define PAD(howmany, with) do \ macro
750 PAD(width - realsz, blanks);
766 PAD(width - realsz, zeroes);
769 PAD(dprec - size, zeroes);
775 PAD(width - realsz, blanks);
/freebsd/sys/crypto/sha2/
H A Dsha256c.c220 static unsigned char PAD[64] = { variable
239 memcpy(&ctx->buf[r], PAD, 56 - r); in SHA256_Pad()
242 memcpy(&ctx->buf[r], PAD, 64 - r); in SHA256_Pad()
H A Dsha512c.c251 static unsigned char PAD[SHA512_BLOCK_LENGTH] = { variable
274 memcpy(&ctx->buf[r], PAD, 112 - r); in SHA512_Pad()
277 memcpy(&ctx->buf[r], PAD, 128 - r); in SHA512_Pad()
/freebsd/contrib/ntp/include/
H A Dicom.h49 #define PAD 0xff /* transmit padding */ macro
/freebsd/sys/arm/nvidia/tegra124/
H A Dtegra124_xusbpadctl.c269 #define PAD(n, t, u, d) { \ macro
276 PAD("usb2", PADCTL_PAD_USB2, usb2_powerup, usb2_powerdown),
277 PAD("ulpi", PADCTL_PAD_ULPI, NULL, NULL),
278 PAD("hsic", PADCTL_PAD_HSIC, NULL, NULL),
279 PAD("pcie", PADCTL_PAD_PCIE, pcie_powerup, pcie_powerdown),
280 PAD("sata", PADCTL_PAD_SATA, sata_powerup, sata_powerdown),
/freebsd/contrib/ntp/libntp/
H A Dicom.c78 u_char cmd[] = {PAD, PR, PR, 0, TX, V_SFREQ, 0, 0, 0, 0, FI, in icom_freq()
/freebsd/crypto/openssl/crypto/poly1305/asm/
H A Dpoly1305-x86_64.pl2840 vmovq $padbit,%x#$PAD
2843 vpermq \$0xcf,$PAD,$PAD
2864 vporq $PAD,$T0,$T0
2944 vpbroadcastq $padbit,$PAD
2985 vporq $PAD,$T2,$T2
3155 vporq $PAD,$T2,$T2
3212 vporq $PAD,$T2,$T2
3486 map(s/%y/%z/, $T0,$T1,$T2,$T3,$mask44,$mask42,$tmp,$PAD);
3505 vpbroadcastq $padbit,$PAD
3521 vporq $PAD,$T2,$T2
[all …]
/freebsd/sys/contrib/device-tree/src/arm/actions/
H A Dowl-s500.dtsi266 <0xb01b0060 0x18>, /* PAD Control */
267 <0xb01b0080 0xc>; /* PAD Drive Capacity */
/freebsd/sys/arm64/nvidia/tegra210/
H A Dtegra210_xusbpadctl.c436 #define PAD(n, t, cn, rn, e, d) { \ macro
445 PAD("usb2", PADCTL_PAD_USB2, "trk", NULL, usb2_enable, usb2_disable),
446 PAD("hsic", PADCTL_PAD_HSIC, "trk", NULL, hsic_enable, hsic_disable),
447 PAD("pcie", PADCTL_PAD_PCIE, "pll", "phy", pcie_enable, pcie_disable),
448 PAD("sata", PADCTL_PAD_SATA, "pll", "phy", sata_enable, sata_disable),

12