Home
last modified time | relevance | path

Searched refs:Port (Results 1 – 25 of 356) sorted by relevance

12345678910>>...15

/freebsd/sys/contrib/device-tree/src/arm/marvell/
H A Darmada-xp-mv78460.dtsi92 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
93 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
94 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
95 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
96 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
97 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
98 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
99 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
101 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
102 0x81000000 0x5 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */
[all …]
H A Darmada-xp-mv78260.dtsi74 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
75 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
76 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
77 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
78 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
79 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
80 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
81 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
83 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
84 0x81000000 0x5 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */
[all …]
H A Darmada-xp-mv78230.dtsi65 0x82000000 0 0x44000 MBUS_ID(0xf0, 0x01) 0x44000 0 0x00002000 /* Port 0.1 registers */
69 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
70 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
71 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
72 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
73 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
74 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
75 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
76 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
77 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
[all …]
H A Darmada-385.dtsi52 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */
53 0x81000000 0x1 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 0 IO */
54 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */
55 0x81000000 0x2 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 1 IO */
56 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */
57 0x81000000 0x3 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 2 IO */
58 0x82000000 0x4 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 3 MEM */
59 0x81000000 0x4 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 3 IO */>;
H A Darmada-380.dtsi53 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */
54 0x81000000 0x1 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 0 IO */
55 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */
56 0x81000000 0x2 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 1 IO */
57 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */
58 0x81000000 0x3 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 2 IO */>;
H A Darmada-xp-db.dts192 /* Port 0, Lane 0 */
196 /* Port 0, Lane 1 */
200 /* Port 0, Lane 2 */
204 /* Port 0, Lane 3 */
208 /* Port 2, Lane 0 */
212 /* Port 3, Lane 0 */
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Domap-usb-host.txt46 * "utmi_p1_gfclk" - Port 1 UTMI clock mux.
47 * "utmi_p2_gfclk" - Port 2 UTMI clock mux.
48 * "usb_host_hs_utmi_p1_clk" - Port 1 UTMI clock gate.
49 * "usb_host_hs_utmi_p2_clk" - Port 2 UTMI clock gate.
50 * "usb_host_hs_utmi_p3_clk" - Port 3 UTMI clock gate.
51 * "usb_host_hs_hsic480m_p1_clk" - Port 1 480MHz HSIC clock gate.
52 * "usb_host_hs_hsic480m_p2_clk" - Port 2 480MHz HSIC clock gate.
53 * "usb_host_hs_hsic480m_p3_clk" - Port 3 480MHz HSIC clock gate.
54 * "usb_host_hs_hsic60m_p1_clk" - Port 1 60MHz HSIC clock gate.
55 * "usb_host_hs_hsic60m_p2_clk" - Port 2 60MHz HSIC clock gate.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dmvebu-pci.txt113 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
114 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
115 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
116 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
117 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
118 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
119 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
120 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
122 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
123 0x81000000 0x5 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DTensorSpec.h63 int Port = 0) {
64 return TensorSpec(Name, Port, getDataType<T>(), sizeof(T), Shape);
68 int port() const { return Port; } in port()
73 return Name == Other.Name && Port == Other.Port && Type == Other.Type &&
91 : TensorSpec(NewName, Other.Port, Other.Type, Other.ElementSize, in TensorSpec()
97 TensorSpec(const std::string &Name, int Port, TensorType Type,
103 int Port = 0; variable
/freebsd/contrib/ofed/infiniband-diags/src/
H A Dibtracert.c74 typedef struct Port Port; typedef
78 struct Port { struct
79 Port *next; argument
80 Port *remoteport; argument
103 Port *ports; argument
201 static int sameport(Port * a, Port * b) in sameport()
276 memset(&fromport,0,sizeof(Port)); in find_route()
277 memset(&toport,0,sizeof(Port)); in find_route()
278 memset(&nextport,0,sizeof(Port)); in find_route()
540 Port *port, *remoteport; in find_mcpath()
[all …]
/freebsd/sys/contrib/device-tree/src/mips/cavium-octeon/
H A Docteon_3xxx.dts208 reg = <0x3>; /* Port */
215 reg = <0x4>; /* Port */
220 reg = <0x5>; /* Port */
225 reg = <0x6>; /* Port */
230 reg = <0x7>; /* Port */
235 reg = <0x8>; /* Port */
240 reg = <0x9>; /* Port */
245 reg = <0xa>; /* Port */
250 reg = <0xb>; /* Port */
255 reg = <0xc>; /* Port */
[all …]
H A Docteon_68xx.dts269 reg = <0x0>; /* Port */
275 reg = <0x1>; /* Port */
281 reg = <0x2>; /* Port */
287 reg = <0x3>; /* Port */
301 reg = <0x0>; /* Port */
307 reg = <0x1>; /* Port */
313 reg = <0x2>; /* Port */
319 reg = <0x3>; /* Port */
333 reg = <0x0>; /* Port */
339 reg = <0x1>; /* Port */
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/msm/
H A Dmdp5.txt35 Port 0 -> MDP_INTF0 (eDP)
36 Port 1 -> MDP_INTF1 (DSI1)
37 Port 2 -> MDP_INTF2 (DSI2)
38 Port 3 -> MDP_INTF3 (HDMI)
41 Port 0 -> MDP_INTF1 (DSI1)
44 Port 0 -> MDP_INTF1 (DSI1)
45 Port 1 -> MDP_INTF2 (DSI2)
46 Port 2 -> MDP_INTF3 (HDMI)
H A Dmdp4.txt33 Port 0 -> LCDC/LVDS
34 Port 1 -> DSI1 Cmd/Video
35 Port 2 -> DSI2 Cmd/Video
36 Port 3 -> DTV
/freebsd/sys/contrib/device-tree/Bindings/usb/
H A Donnn,nb7vpq904m.yaml72 - Port A to RX2 lane
73 - Port B to TX2 lane
74 - Port C to TX1 lane
75 - Port D to RX1 lane
83 - Port A to RX1 lane
84 - Port B to TX1 lane
85 - Port C to TX2 lane
86 - Port D to RX2 lane
H A Dti,hd3ss3220.yaml7 title: TI HD3SS3220 TypeC DRP Port Controller
15 HD3SS3220 can be configured as a Downstream Facing Port (DFP), Upstream Facing Port (UFP) or a
16 Dual Role Port (DRP) making it ideal for any application.
H A Dmediatek,mt6370-tcpc.yaml7 title: MediatTek MT6370 Type-C Port Switch and Power Delivery controller
15 regulators (DSV/VIBLDO), and TypeC Port Switch with Power Delivery controller.
16 This document only describes MT6370 Type-C Port Switch and
/freebsd/sys/contrib/device-tree/Bindings/net/dsa/
H A Dmt7530.txt34 - reg: Port address described must be 6 for CPU port and from 0 to 5 for
43 Port 5 of mt7530 and mt7621 switch is muxed between:
51 Port 5 modes/configurations:
52 1. Port 5 is disabled and isolated: An external phy can interface to the 2nd
56 2. Port 5 is muxed to PHY of port 0/4: Port 0/4 interfaces with 2nd GMAC.
59 3. Port 5 is muxed to GMAC5 and can interface to an external phy.
60 Port 5 becomes an extra switch port.
63 4. Port 5 is muxed to GMAC5 and interfaces with the 2nd GAMC as 2nd CPU port.
151 Example 2: MT7621: Port 4 is WAN port: 2nd GMAC -> Port 5 -> PHY port 4.
217 /* Commented out. Port 4 is handled by 2nd GMAC.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dti-phy-gmii-sel.txt1 CPSW Port's Interface Mode Selection PHY Tree Bindings
16 | |Port 1..<--+-->GMII/MII<------->
31 CPSW Port's Interface Mode Selection PHY describes MII interface mode between
32 CPSW Port and Ethernet PHY which depends on Eth PHY and board configuration.
34 CPSW Port's Interface Mode Selection PHY device should defined as child device
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dcavium-pip.txt62 reg = <0x0>; /* Port */
68 reg = <0x1>; /* Port */
74 reg = <0x2>; /* Port */
80 reg = <0x3>; /* Port */
94 reg = <0x0>; /* Port */
/freebsd/share/misc/
H A Dpci_vendors15641 0701 FIR Port Type-O
17386 000a ST128 Game Port
17387 000b ST128 MPU Port
17388 000c ST128 Ctrl Port
18823 0200 Lava Port Plus
18831 0600 Lava Port 650
25222 3250 CH384 Dual Port Serial and Parallel Port Adapter
25479 0200 zFAS Debug Port
26314 8000 M1 Root Port
37675 0001 TurboCap Port A
[all …]
/freebsd/sys/contrib/device-tree/src/arc/
H A Dabilis_tb100.dtsi30 /* Port 1 */
43 /* Port 2 */
56 /* Port 3 */
69 /* Port 4 */
82 /* Port 5 */
95 /* Port 6 */
111 /* Port 7 */
124 /* Port 8 */
128 /* Port 9 */
H A Dabilis_tb101.dtsi30 /* Port 1 */
43 /* Port 2 */
56 /* Port 3 */
69 /* Port 4 */
82 /* Port 5 */
101 /* Port 6 */
117 /* Port 7 */
130 /* Port 8 */
137 /* Port 9 */
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Daltr,msgdma.yaml25 - description: Control and Status Register Slave Port
26 - description: Descriptor Slave Port
27 - description: Response Slave Port (Optional)
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Daspeed-bmc-facebook-minipack.dts128 * to PIM (Port Interface Module) #1 (1-based).
141 * to PIM (Port Interface Module) #2 (1-based).
154 * to PIM (Port Interface Module) #3 (1-based).
805 * (Port Interface Module) #1 (1-based).
871 * (Port Interface Module) #2 (1-based).
937 * (Port Interface Module) #3 (1-based).
1003 * (Port Interface Module) #4 (1-based).
1069 * (Port Interface Module) #5 (1-based).
1135 * (Port Interface Module) #6 (1-based).
1201 * (Port Interface Module) #7 (1-based).
[all …]

12345678910>>...15